summaryrefslogtreecommitdiff
path: root/src/test/java/com/seaofnodes/simple/Chapter23Test.java
diff options
context:
space:
mode:
Diffstat (limited to 'src/test/java/com/seaofnodes/simple/Chapter23Test.java')
-rw-r--r--src/test/java/com/seaofnodes/simple/Chapter23Test.java157
1 files changed, 130 insertions, 27 deletions
diff --git a/src/test/java/com/seaofnodes/simple/Chapter23Test.java b/src/test/java/com/seaofnodes/simple/Chapter23Test.java
index e27434c2..22be3af1 100644
--- a/src/test/java/com/seaofnodes/simple/Chapter23Test.java
+++ b/src/test/java/com/seaofnodes/simple/Chapter23Test.java
@@ -25,6 +25,8 @@ public class Chapter23Test {
@Test public void testDiagnosticTypeAccessors() throws Exception {
new CodeGen("return 0;").parse();
var tfp = TypeFunPtr.TEST;
+ var con = new ConstantNode(tfp);
+ var call = new CallNode(null,con,con,con);
var field = Type.class.getDeclaredField("VISIT");
field.setAccessible(true);
var visit = (java.util.Map<Object,Type>)field.get(null);
@@ -34,6 +36,9 @@ public class Chapter23Test {
assertEquals(0,TypeInteger.ZERO.alignment());
assertEquals(0,TypeInteger.ZERO.value());
org.junit.Assert.assertTrue(tfp._isConstant());
+ con.toString();
+ call.name();
+ con.p(1);
org.junit.Assert.assertSame(Type.BOTTOM,visit.get(marker));
assertEquals(1,visit.size());
} finally { visit.clear(); }
@@ -94,10 +99,6 @@ var apply = { i64 x, { i64 -> u32 } fcn ->
""";
}
- @Test @Ignore
- public void myOwnSake2() throws IOException {
- TestC.runS("print","Or",0);
- }
static CodeGen testCPU( String src, String cpu, String os, int spills, String stop ) {
CodeGen code = new CheckedCodeGen(src).driver(CodeGen.Phase.Encoding,cpu,os);
@@ -110,17 +111,32 @@ var apply = { i64 x, { i64 -> u32 } fcn ->
@Test
public void testOr() throws IOException {
- TestC.runS("or1","Or",0);
+ String src =
+ """
+ int a = 1;
+ int b = 0;
+
+ if(a++ || b++ ) {
+ if(b == 0 && a == 2) {
+ sys.io.p("Or");
+ }
+ } else{
+ sys.io.p("And");
+ }
+ return 0;
+ """;
+
+ TestC.runSF("or1", src, null, "Or", 0);
// Evaluate on RISC5 emulator
- EvalRisc5 R5 = TestRisc5.build("or1", 0, 2, false);
+ EvalRisc5 R5 = TestRisc5.build("or1", src, 0, 2, false);
int trap = R5.step(100);
assertEquals(0,trap);
assertEquals(0,R5.regs[riscv.A0]);
assertEquals("Or",R5._stdout.toString());
// Evaluate on ARM emulator
- EvalArm64 arm = TestArm64.build("or1", 0, 2, false);
+ EvalArm64 arm = TestArm64.build("or1", src,0, 2, false);
trap = arm.step(100);
assertEquals(0,trap);
assertEquals(0,arm.regs[0]);
@@ -129,17 +145,29 @@ var apply = { i64 x, { i64 -> u32 } fcn ->
@Test
public void testAnd() throws IOException {
- TestC.runS("and1","And",0);
+ String src =
+ """
+ int a = 1;
+ int b = 1;
+
+ if(a && b) {
+ sys.io.p("And");
+ } else {
+ sys.io.p("Or");
+ }
+ return 0;
+ """;
+ TestC.runSF("and1", src, null, "And", 0);
// Evaluate on RISC5 emulator
- EvalRisc5 R5 = TestRisc5.build("and1", 0, 2, false);
+ EvalRisc5 R5 = TestRisc5.build("and1", src, 0, 2, false);
int trap = R5.step(100);
assertEquals(0,trap);
assertEquals(0,R5.regs[riscv.A0]);
assertEquals("And",R5._stdout.toString());
// Evaluate on ARM emulator
- EvalArm64 arm = TestArm64.build("and1", 0, 2, false);
+ EvalArm64 arm = TestArm64.build("and1", src, 0, 2, false);
trap = arm.step(100);
assertEquals(0,trap);
assertEquals(0,arm.regs[0]);
@@ -148,24 +176,38 @@ var apply = { i64 x, { i64 -> u32 } fcn ->
@Test
public void testAndPtr() throws IOException {
+ // Todo: have one src here
String src =
-"""
-struct S { !S? !fld; };
-val ptr = arg == 1 ? null : new S{fld = arg==1 ? null : new S{fld = null;};};
-return ptr && ptr.fld ? "true" : "false";
- """;
+ """
+ struct S { !S? !fld; };
+ val ptr = arg == 1 ? null : new S{fld = arg==1 ? null : new S{fld = null;};};
+ return ptr && ptr.fld ? "true" : "false";
+ """;
+ String src2 =
+ """
+ struct S { !S? !fld; };
+
+ val ptr = arg == 1 ? null : new S{fld = arg==1 ? null : new S{fld = null;};};
+ if( ptr && ptr.fld ) {
+ sys.io.p("true");
+ } else {
+ sys.io.p("false");
+ }
+
+ return 0;
+ """;
CodeGen code = new CodeGen(src).driver(CodeGen.Phase.TypeCheck);
assertEquals("[97-117][ 116,114,117,101]", Eval2.eval(code, 0));
// Evaluate on RISC5 emulator
- EvalRisc5 R5 = TestRisc5.build("ptrand", 1, 8, false);
+ EvalRisc5 R5 = TestRisc5.build("ptrand",src2, 1, 8, false);
int trap = R5.step(100);
assertEquals(0,trap);
assertEquals(0,R5.regs[riscv.A0]);
assertEquals("false",R5._stdout.toString());
// Evaluate on ARM emulator
- EvalArm64 arm = TestArm64.build("ptrand", 1, 8, false);
+ EvalArm64 arm = TestArm64.build("ptrand", src2, 1, 8, false);
trap = arm.step(100);
assertEquals(0,trap);
assertEquals(0,arm.regs[0]);
@@ -175,37 +217,80 @@ return ptr && ptr.fld ? "true" : "false";
// conditional side effect
@Test
public void testCondSideEffAnd() throws IOException {
- TestC.runS("and2","Effected",0);
+ String src =
+ """
+ int a = 1;
+ int b = 1;
+
+ int x=1;
+ int y=1;
+ int z=0;
+
+ int g = x++ && y++ && z++;
+
+ if(x == 2 && y == 2 && z == 1 && g == 0) {
+ sys.io.p("Effected");
+ } else {
+ sys.io.p("Not effected");
+ }
+ return 0;
+ """;
+
+ TestC.runSF("and2", src, null, "Effected", 0);
// Evaluate on RISC5 emulator
- EvalRisc5 R5 = TestRisc5.build("and2", 0, 2, false);
+ EvalRisc5 R5 = TestRisc5.build("and2", src, 0, 2, false);
int trap = R5.step(100);
assertEquals(0,trap);
assertEquals(0,R5.regs[riscv.A0]);
assertEquals("Effected",R5._stdout.toString());
// Evaluate on ARM emulator
- EvalArm64 arm = TestArm64.build("and2", 0, 2, false);
+ EvalArm64 arm = TestArm64.build("and2", src, 0, 2, false);
trap = arm.step(100);
assertEquals(0,trap);
assertEquals(0,arm.regs[0]);
assertEquals("Effected",arm._stdout.toString());
}
-
@Test
public void testCondSideEffOr() throws IOException {
- TestC.runS("or2","Effected",0);
+ String src =
+ """
+ int a = 1;
+ int b = 1;
+
+ int x = -1;
+ int y=1;
+ int z= -1;
+
+ int g = x++ || y++ || z++;
+
+ int switch = 0;
+ if(x == 4 || y == 4 || z == 4) {
+ switch = -1;
+ } else {
+ switch = 1;
+ }
+ int cd = 1;
+ if((x == 0 && y == 1 && z==-1) && switch && g) {
+ sys.io.p("Effected");
+ } else {
+ sys.io.p("Not effected");
+ }
+ return 0;
+ """;
+ TestC.runSF("or2", src, null, "Effected", 0);
// Evaluate on RISC5 emulator
- EvalRisc5 R5 = TestRisc5.build("or2", 0, 2, false);
+ EvalRisc5 R5 = TestRisc5.build("or2", src, 0, 2, false);
int trap = R5.step(100);
assertEquals(0,trap);
assertEquals(0,R5.regs[riscv.A0]);
assertEquals("Effected",R5._stdout.toString());
// Evaluate on ARM emulator
- EvalArm64 arm = TestArm64.build("or2", 0, 2, false);
+ EvalArm64 arm = TestArm64.build("or2", src, 0, 2, false);
trap = arm.step(100);
assertEquals(0,trap);
assertEquals(0,arm.regs[0]);
@@ -215,23 +300,41 @@ return ptr && ptr.fld ? "true" : "false";
// test it with function calls
@Test
public void testFuncCall() throws IOException {
- TestC.runS("and3","Or",0);
+ String src =
+ """
+ // -*- mode: java; -*-
+ int a = 1;
+ int b = 1;
+
+ var sq = { int x ->
+ x*x;
+ };
+
+ if(a && sq(0)) {
+ sys.io.p("And");
+ } else {
+ sys.io.p("Or");
+ }
+ return 0;
+ """;
+ TestC.runSF("and3", src, null, "Or", 0);
// Evaluate on RISC5 emulator
- EvalRisc5 R5 = TestRisc5.build("and3", 0, 2, false);
+ EvalRisc5 R5 = TestRisc5.build("and3", src, 0, 2, false);
int trap = R5.step(100);
assertEquals(0,trap);
assertEquals(0,R5.regs[riscv.A0]);
assertEquals("Or",R5._stdout.toString());
// Evaluate on ARM emulator
- EvalArm64 arm = TestArm64.build("and3", 0, 2, false);
+ EvalArm64 arm = TestArm64.build("and3", src, 0, 2, false);
trap = arm.step(100);
assertEquals(0,trap);
assertEquals(0,arm.regs[0]);
assertEquals("Or",arm._stdout.toString());
}
+
@Test
public void testFRefFields() {
String src =
generated by cgit v1.2.3 (git 2.25.1) at 2026-10-25 05:48:44 +0000